TSM Jan 29 and

January 22, 2004

To: Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/700,779 11/04/03

An-Chun Tu et al.

METHOD FOR IMPROVING INTERLEVEL DIELECTRIC GAP FILLING OVER SEMI-CONDUCTOR STRUCTURES HAVING HIGH ASPECT RATIOS

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 7, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 5,751,040 to Chen et al., "Self-Aligned Source/Drain Mask ROM Memory Cell Using Trench Etched Channel," describes a method for forming vertical FETs for ROM memory cells in which a source is formed in a trench, an FET channel is formed in the trench wall, and a drain on the surface which are self-aligned.
- U.S. Patent 4,994,404 to Sheng et al., "Method for Forming a Lightly-Doped Drain (LDD) Structure in a Semiconductor Device," discusses using a disposable amorphous carbon sidewall spacer to self-align the souce/drain contacts to the LDD.
- U.S. Patent 6,380,535 to Wetzel et al., "Optical Tuft for Flow Separation Detection," describes a method for making sidewall spacers on an FET gate electrode without damaging the substrate during etching.
- U.S. Patent 6,455,373 to Pham et al., "Semiconductor Device Having Gate Edges Protected from Charge Gain/Loss," discusses making flash memory (floating gate) FETs in which the sidewalls are of different thicknesses on the source and drain sides to reduce leakage currents, such as ion charge and the like.

## TSMC-03-268

U.S. Patent 6,365,943 to Gardner et al., "High Density Integrated Circuit," describes a method for making two levels of FET devices to increase circuit density on the chip.

Sincere Ty

Stephen B. Ackerman,

Reg. No. 37761

, ·	•						Jiren	5-F-1
IP	Form PTO-1449				15 MC - 03 - 268 10/700,779			
), [	WFOR	RMATION DISCL IN AN APPL		HOLTATI	April An-Chi	·		- 1
JAN 2	7 De F	IN AN APPL (Use several shoots if n			FEND Desp / /	2 0	LOND TAI MAIL	al.
		LO39 39491111 3110913 II 1		II S' PATE	ENT DOCUMENTS	63	<del></del>	<del></del>
CONTRACT OF	EXAMINER INTIAL	DOCUMENT NUMBER	DATE	0.0.127	HUIE	CLUES	BUSCLASS	ለሁኑ፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡፡
	PallAL		chalas	C1	<u> </u>			1,
		5751040	1 /	Chen	et al.	257	332	9/16/96
		4994400	, ,	Shen	g et al.	437	44	8/28/89
	:	6365943	, , , , , , ,	Gardn	er et al.	257	377	9/2/198
	·	6380535	4/30/02	Wetz	el et al.	250	227.14	8/6/99
4	•	645537	9/24/02	Pham	et de	438	257	4/12/01
i								
. 1								
1								
;	FOREIGN PATENT DOCUMENTS							
		DOCUMENT NUMBER	CUTE	co	YATAU	cuss	SUBCLASS	YES NO
				-				
				<del></del>			1	
	OTHER DOCUMENTS (Including Author, Title, Date, Pertinera Pages, Etc.)							
	1000		· · · · · · · · · · · · · · · · · · ·					
							····	
					T			
	EXAMER				DATE CONSIDERED			
٠	L						,	

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.